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ABSTRACT 
Models, including circuit analysis models such as SPICE [3], device 
models such as Gummel-Poon [5], and process models such as SUPREME [6], 
were developed to aid in the design of devices and processes. Conse- 
quently, to be useful they must be applicable over a wide range of 
design parameters and operating conditions. Such generality makes it 
too difficult to link device and process models. The purpose of the 
model developed in this thesis, on the other hand, is to increase the 
understanding of a particular device within a narrow range of design and 
operation in order to improve yield. Therefore, a different methodology 
is used which simplifies the problem and allows linking of the device 
characteristics to the process variables. 
The model focuses on the effect of emitter push and extends the 
work done by R. J. Chin [1] into the normal design scheme for a bipolar 
transistor. Chin observed that for a sevice with a large emitter push 
for which the emitter junction depth is greater than the original base- 
collector depth, a shift in gain occurs. This is explained by consider- 
ing two distinct base widths, the normal vertical one, W , and a lateral 
one, W.. In this thesis, the bifurcation effect is introduced. The bi- 
furcation effect is the splitting of the base current into two separate 
components by the perturbation in the base-collector junction which 
occurs because of emitter push. This effect is modelled by a formula 
for gain as a function of the two base widths postulated by Chin. 
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In addition, a diffusion model is developed which allows the 
calculation of W and W. from easily measured sheet resistance 
measurements and process variables. Although the model applies only to 
a particular device made using specific conditions, the methodology used 
to develop it 1s of general application. 
1.0 INTRODUCTION 
It is common practice to test an integrated circuit before the 
wafer is separated into chips. Contact is made to the input and output 
leads using a probe and a series of tests is made. A "good" chip is one 
which passes all of the tests. The probe yield, i.e., the ratio of good 
chips to the total tested is the dominant factor in the cost of pro- 
ducing integrated circuits. Yield improvement, an important economic 
consideration, is aimed at improving this ratio. 
For a digital bipolar integrated circuit there are two categories 
of tests - functional and parametric. A functional test is one in which 
the entire circuit is tested. A series of l's and 0's is applied to the 
input leads, and responses which are specified in a truth table are read 
on the output leads. A defect anywhere on the chip can result in an 
electrical failure. If the chip is defect-free and the circuit responds 
in accordance with the truth table, the chip is said to be "functional". 
Functional chips are then subjected to a series of "parametric" 
tests on each input and output in order to guarantee that the circuit is 
compatible with other parts in a larger system. Parametric testing 
ensures that the chip functions at specified levels of speed, power, 
fan-in, fan-out, and noise margin. 
Generally, the mechanisms causing functional failure are different 
from those causing parametric failures. Functional failures are usually 
due to discrete defects; parametric failures are usually due to defects 
which extend over a large part of the wafer. Thus, functional failures 
are randomly distributed; parametric failures occur in clusters. 
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Because of the difference in failure mechanisms, improvement of func- 
tional yields calls for a different type of engineering activity than 
does the improvement of parametric yields. To maximize the functional 
yield, defect densities must be reduced and engineering is focused on 
cleanliness and improvement of processing methods. To maximize the 
parametric yield, on the other hand, major variables must be identified, 
their relationships defined, and controls introduced. • The model devel- 
oped 1n this thesis 1s Intended as an aid to the engineer for the 
Improvement of parametric yields, a more subtle and difficult task. 
1.1 Parametric Yield Improvement 
Moreso than in the case of functional yields, improvement of para- 
metric yields demands an understanding of device and processing theory. 
Each of the basic elements on a bipolar integrated circuit - Schottky 
diodes, resistors, and junction transistors has a different effect on 
parametric yield. In general, each leads to a different area of inves- 
tigation: 
(a) Junction leakage current, the most sensitive Schottky diode 
characteristic depends primarily on the integrity of the metalli- 
zation process. 
(b) Resistance is affected largely by the line widths which depend 
on photolithographic exposure and processing. 
(c) Gain, the primary control parameter, for the transistor element 
depends strongly on pinch sheet resistance which is determined by 
the diffusion process. 
f 
In effect, the three elements generate parallel lines of investiga- 
tion which in a way define the scope of an engineer's "parametric yield 
activity". 
For each line of investigation, one must also develop a depth of 
understanding for a series of relationships extending from the basic 
process variables to the final test parameters. The factors associated 
wi.th this series of relationships can be categorized for the transistor 
element as shown in figure 1. The engineering activities dealing with 
the relationships between categories are also shown. They are: 
(a) Compliance defines the relationships between circuit parameters 
(parametric tests) and the test specification (minimum and maximum 
values required by the user). 
(b) Circuit Characterization defines the relationships between the 
circuit parameters and the device characteristics (measurements 
such as gain made on individual elements fabricated on special test 
chips on each wafer). 
(c) Device Characterization defines the relationships between the 
device characteristics and design parameters. There are three 
types of design parameters: (1) physical design parameters are the 
basic material properties such as lifetime, band gap, and diffusi- 
vity; (2) technological design parameters are those characteristics 
imparted by the process such as junction depth, surface concentra- 
tion, and impurity profile; and (3) electrical design parameters 
are measurements made on bulk properties such as sheet resistance. 
- 5 
(d) Optimization defines the relationships between the design 
parameters and the process variables such as time and temperature. 
As implied by the compartmentalization in figure 1, 1n the industry 
at the present time, the engineering activities directed at the various 
interfaces are relatively independent of one another. Thus, the engi- 
neer engaged in the optimization of a diffusion process uses a design 
parameter such as pinch sheet resistance as his criterion for success. 
At the other end of the line of investigation the engineers engaged in 
circuit and device characterization evaluate their gain distributions as 
functions of the pinch sheet resistance. This fragmentation of activity 
tacitly assumes a single variable line of relationship: yield - gain - 
pinch sheet resistance - process variables. The assumption is forced on 
us because no model exists which extends along the entire line of inves- 
tigation from process variables to parametric yield. It is an extremely 
difficult task if one sticks to the current methods for developing 
models, i.e., methods which'are broad in scope. In this thesis a meth- 
odology is presented which simplifies the task. The result is a model 
which links the main device characteristic of the transistor element, 
gain, to the design parameters and the pertinent process variables as 
indicated by the dotted lines in figure 1. Although the model is appli- 
cable only to a particular set of conditions the methodology used to 
develop it is applicable in a general way. 
6 - 
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1.2 Model Development 
For a digital bipolar integrated circuit, yields are maximized by 
controlling the gain, maximizing the speed and guaranteeing a minimum 
junction breakdown voltage. It is proposed that this is best accom- 
plished by taking advantage of the emitter push effect. Emitter push, 
shown schematically in figure 2 is a perturbation in the collector-base 
junction which can have a major effect on the transistor characteris- 
tics. It has been observed [1] that when the emitter junction overtakes 
the original collector-base junction, a condition called "push-through" 
by Chin, there is a large shift 1n the gain of the transistor. Chin 
explains this by postulating two spatially distinct base widths: W , the 
normal vertical base width, and W., the lateral base width. Before push 
through occurs, gain 1s determined by W ; after push through gain is 
determined by W.. In this thesis a different explanation is presented. 
It is proposed that the base current bifurcates, i.e., separates into 
two components. The bipolar transistor, then can be represented by a 
two transistor equivalent circuit, one transistor associated with W and 
the other with W,. The gain can be modelled as a function of both W 
and W. to produce a relationship which adequately explains the Chin 
observation. 
In addition, a diffusion model is developed which allows one to 
translate easily measured sheet resistances Into the spatial design 
parameters W and W.. 
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1.3 Methodology 
Existing models are based on design oriented methodologies. They 
aim for generality in order to provide understanding over a broad range 
of design rules and operating conditions. Basically", there are three 
types of models: 
(a) Circuit Simulation Models such as SLIC [2] or SPICE [3] are 
designed for circuit characterization modelling the interconnection 
of individual elements in order to predict circuit performance. 
(b) Device Models such as Ebers-Moll [4] or Gummel-Poon [5] are 
designed for device characterization in that they predict device 
characteristics as a function of design parameters. 
(c) Process Models such as SUPREME [6] is designed for optimizing 
diffusion processes in that it predicts impurity profiles as a 
function of process variables. 
Circuit models always include device models to describe the 
behavior of the circuit elements. For example, SPICE uses both the 
Gummel-Poon and the Ebers-Moll models to characterize the transistors in 
the circuit. Consequently, circuit models are linked with device 
models. Device models, on the other hand, have not been linked to 
process models. Because existing models are general in nature, linking 
device and process models has been too difficult. The existing models, 
are \/ery useful for designing circuits and devices and for developing 
processes to produce them. But once a prototype has been produced, the 
problem shifts to that of improving yields. The existing models cannot 
be used for yield improvement. 
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In order to develop a model which is useful for yield improvement, 
generality is sacrificed and the model is developed for a particular set 
of conditions. This allows us to assume that certain model parameters 
are constant and it allows us to approximate portions of general curves 
by straight lines. Such simplifying methods allow analytic treatment of 
problems which are otherwise too complex. 
1.4 The Transistor 
The device studied in this paper is a five-micron design rule 
bipolar junction transistor. It 1s produced using the standard buried 
layer process outlined in figure 3. Standard methods of oxidation, 
photolithographic masking, and oxide etching are used to define the 
regions into which impurities are diffused. Contacts and intercon- 
nections are. made using a titanium, titanium-nitride, platimum, gold 
metallization system. 
The Increasing level of integration in the industry has led to the 
design of smaller and smaller transistors. As a result, junctions are 
shallower and the emitter push is now larger relative to the geometry of 
the device. Consequently, any model intended for small geometry devices 
must address the phenomenon of enhanced diffusivity which is the cause 
of emitter push. 
1.5 Emitter Push 
Emitter push, which is shown schematically in figure 2, is a 
perturbation in the collector-base junction directly below the emitter 
diffused area resulting from an enhanced diffusion constant in a local- 
ized area. Enhanced diffusivity is a phenomenon which has been studied 
and reported extensively in the literature. Most studies focus on the 
mechanisms with little emphasis on the effect emitter push has on either 
diffusion control or transistor characteristics. In this paper these 
effects are the foundation on which the model is built. 
1.5.1 Pertinent Conditions 
Emitter push has always been observed in double diffused junction 
transistors. A variety of mechanisms have been proposed to explain it. 
Although there is disagreement among the mechanism proponents, there is 
common agreement on the following observations which are summarized in 
Willoughby's article [7]: 
(a) The size of the impurity is not a factor since emitter push has 
been observed in sequential diffusion of boron/phosphorus, gallium/ 
phosphorus, boron/boron, and phosphorus/boron [8]. 
(b) Oxidation enhances emitter push [9,10,11]. 
(c) Normal concentrations of arsenic produce little or no push 
[12]. 
(d) The magnitude of the push depends on the temperature of the 
emitter-diffusion, impurity concentrations in both base and 
emitter, the collector junction depth, and the emitter diffusion 
time [13,14,15]. 
(e) Push occurs in ranges up to 30 microns [16]. 
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1.5.2 Mechanisms 
The subject transistor is fabricated using a boron diffused base 
and a phosphorus diffused emitter. This combination exhibits a strong 
emitter push. In the literature, a variety of conditions have been 
explored each adequately explained by a different mechanism. This leads 
one to believe, that to a large extent, several mechanisms are involved 
of which the one that dominates depends on the experimental conditions 
[17,18]. The most applicable explanation for the effect under the 
conditions studied in this paper is the Fair-Tsai Model [19]. 
1.5.3 The Fair-Tsai Model 
The Fair-Tsai model is based on the action of charged vacancies 
associated with concentration profiles as illustrated in figure 4. 
Vacancies can occur in four states: a donor state (V ), a neutral state 
(V°), and two acceptor states (V~, V~). As phosphorous atoms enter the 
silicon surface, they combine with doubly charged vacancies: 
P+ + V= ~P+V= (1) 
Since the number of vacancies in the high concentration region 
depends on the square of the free electron concentration, (n): 
„= w  _2 (2) 
!
    + = 2 the doubly charged E-center (P V  ) also has an n    dependence.    As the E- 
center  (P V~)  diffuses out of the high concentration region,  it crosses 
the point where the electron concentration  (n )  has a Fermi-level  value 
e 
that is O.lleV below the conduction band, a level corresponding to the 
second acceptor level of the V~ vacancy. At that point, the doubly 
11 
charged   E-center   gives   up   an   electron   and   becomes   a   singly-charged 
E-center: f. 
P+V= =^PV + e"'.    „ (3) 
Because the binding energy of the P V" is lower than the P V~, 
dissociation occurs: 
P+V" ^=^= P+ + V" (4) 
The result 1s a generation of excess vacancies at n=n which then 
diffuse rapidly into the silicon causing an enhanced diffusivity and 
with it emitter push. 
1.6   Diffusion Process 
As shown in figure 3, the integrated circuit is produced by first 
growing a 5 to 6 micron thick n-type epitaxial silicon layer on a p-type 
substrate Into which an antimony buried layer is implanted and driven- 
in. After Isolation and deep-collector diffusions, the collector-base 
junction is formed using a two-step boron diffusion. In this investi- 
gation two predeposition "conditions were used: A - at 870°C for 42 
minutes  and,   B   -  at 875°C   for 46  minutes.     After  glass  removal,   both 
o 
groups were driven-in at 1100°C for 88 minutes. A nominal 5000A of 
oxide was regrown in the base area, windows were opened, and phosphorus 
diffused at 950°C for a time sufficient to produce a desired pinch sheet 
resistance. After metallization, wafers were heat treated at 300°C in 
hydrogen in order to reduce surface recombination and stabilize gain. 
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1.7 Measurements 
Figure 5 is a schematic representation of the diffusion model 
parameters and their interrelationships. It is presented here to 
illustrate the large number of factors involved in the model. Also, 
distinction is made between the types of parameters. As indicated by 
the boxes, circles, and triangles, there are three types: (1) physical 
and technological design parameters (circles), (2) electrical design 
parameters (triangles), and (3) process variables (boxes). 
The physical and technolegTcTr^ design parameters are difficult to 
measure, consequently, are Tiot very useful as Inputs 1n a practical 
model. Inputs are better chosen from the easily-measured process 
variables and electrical design parameters. For the most part, process 
variables are set at particular values and are assumed constant. The 
measurements used to develop the model, therefore, are basically sheet 
resistance measurements which are measured in three ways: (1) on control 
wafers, (2) on test patterns in-process, and (3) on metallized test 
patterns at the end of the process. 
1.7.1 Control Wafer Measurements 
Two blank n-type wafers are included in each base predeposition 
run. Sheet resistance 1s measured using a standard four-point probe 
technique at the conclusion of the run. The same two wafers accompany 
the lot through the base drive-in cycle and the post boron oxidation. 
Sheet resistance is measured after each operation. Thus, the change in 
sheet resistance 1s monitored at three points 1n the base diffusion 
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cycle. In a similar way, p-type control wafers are included with the 
lot during the emitter diffusion for the purpose of measuring emitter 
sheet resistance. 
1.7.2 In-Process Measurements 
On each wafer there are four or five special test sites containing 
transistors, resistors, diodes, and a variety of test patterns. Three 
types of test patterns (see figure 6) are used to make sheet resistance 
measurements. In-process sheet resistance is measured on the seahorse 
pattern Immediately prior to emitter diffusion, one reading per wafer, 
to provide the base sheet resistance data used to calculate the emitter 
diffusion time. The pinch resistor is measured after the emitter 
diffusion. 
1.7.3 CATS Measurements 
The special test sites are metallized along with the primary 
integrated circuit patterns in order to allow a complete set of 
measurements to be made on a Computer A,ided Test System, CATS for short. 
Tests Include both sheet resistances and device characteristics. Sheet 
resistances are made on van der Paaw patterns, pinch sheet resistance on 
the metallized pinch resistor. 
1.7.4 Symbol Conventions 
To distinguish between the different sheet resistance measurements, 
the following convention 1s used: 
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(a) A small   r with a subscripted s  followed by a second subscript 
Is used for control  wafer measurements. 
(b) A   small    r   with   a   single   subscript   Is   used   for   1n-process 
measurements. 
(c) A capital  R with a single subscript is used for CATS measure- 
ments.   . 
Following   are   all   of  the   sheet   resistance   symbols   used   in   this 
thesis: 
r  - control wafer sheet resistance after base predep. 
r . - control wafer sheet resistance after dr1ve-1n 
r f - final control wafer sheet resistance 
r
-„ - emitter control wafer sheet resistance 
se 
r.  - in-process base sheet resistance 
r  - in-process emitter sheet resistance 
r  - in-process pinch sheet resistance 
R. - final base sheet resistance at CATS b 
R  - final emitter sheet resistance at CATS 
e 
R  - pinch sheet resistance at CATS 
P 
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2.0 DIFFUSION MODEL 
There are two reasons for developing a diffusion model: 
(a) To provide a means for controlling the diffusion.  This means 
i 
that given a measured base sheet resistance on each wafer, r. , the 
model can be used to calculate an emitter diffusion time, t , which 
will produce a desired pinch sheet resistance r . 
(b) To provide a means for calculating values for the spatial 
design parameters (junction depths and base widths) from easily 
measured sheet resistances. 
I 
The model is developed heuristlcally, i.e., the form is derived 
from first order theory, Gaussian, Complementary Error Function (ERFC), 
and Irvin curves, and then is modified using empirical data. The Gaus- 
sian and ERFC are well known solutions to Fick's diffusion laws. The 
Gaussian is the solution for a finite source of impurities; ERFC is the 
solution for a continuous source. Irvin's curves [20] are numerically 
calculated conductivities of diffused layers for both p and n-type, ERFC 
and Gaussian profiles for various background concentrations. In this 
thesis, only the applicable portions of the curves are used in the form 
«of straight line approximations as will be discussed later. 
The model is developed in four main steps as shown in figure 7: 
(a) In section 2.1, the base analysis, an expression is derived for 
final collector-base junction depth, X. , as a function of base 
sheet resistance, r . . 
(b) In section 2.2, the emitter analysis, an expression is derived 
for emitter junction depth, X. , as a function of both emitter 
sheet resistance, r , and emitter diffusion time, t . 
se e 
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(c) In section 2.3, an expression is derived relating pinch sheet 
resistance, r , and base width, W . 
P ° 
(d) In section 2.4, pinch sheet resistance data is used to calcu- 
late W from which emitter push, X , is modelled. 
o r ep 
Note that in each section a different spatial design parameter is 
modelled as a function of a sheet resistance. 
2.1 Base Analysis 
In this section an expression for X. as a function of r . is 
derived. To do this, each of the major steps in the formation of the 
base (boron predeposition, boron drive-in, and post boron oxidation) is 
analyzed in order to obtain results needed in the subsequent analysis. 
The logical development is shown in figure 8. The parameters in boxes 
are process variables which are set at specific values; those in tri- 
angles are measured sheet resistances; those in circles are calculated 
values. Equations used to calculate the encircled parameters are shown 
in brackets. The four main steps, each discussed in a separate section 
are separated by dotted lines. Each analysis builds on the results of 
the one prior to it. Thus, the predeposition analysis (section 2.1.1), 
results in a calculated value for the total number of impurity atoms 
deposited, Q , and an equation for diffusion constant, D, as a function 
of diffusion temperatures, T. These then become the inputs to the 
drive-in analysis (section 2.1.2). 
Measurements used in this analysis are control wafer data from 100 
diffusion lots shown as distributions in figure 9.  Detailed calcula- 
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tions are presented in Appendix I. Only one of the two predeposition 
conditions investigated is presented as an example for the model 
development. However, both conditions are used, for example, to derive 
the D vs. T expression shown as equation (8) and to give added verifi- 
cation of the results at other points in the development. 
2.1.1 Boron Predeposition 
The objective of the analysis in this section as shown in figure 8 
is to obtain a value for Q and an expression for D as a function of T. 
The predeposition of Boron is accomplished by bubbling nitrogen 
through boron tribromide continuously during the heat cycle.  This 
guarantees an ERFC profile and a constant surface concentration, N , 
the level of which is determined by the solid solubility of Boron in 
silicon at the predeposition temperature, T . This allows us to use the 
extrapolation of the boron solid solubility curve shown in figure 10. 
Hence, the surface concentration is calculated from: 
In N  = (9.17 x 10~4)'T + 46.54 (5) 
sp p 
Next, real data is introduced. The mean of the predeposition base 
sheet resistance r , (figure 9) and the value of N  just calculated 
sp sp 
are substituted into an approximation of the applicable portion of the 
pertinent Irvin curve to calculate a predeposition junction depth, X. . 
The approximation, as shown in figure 11, is given by: 
In N  = 1.14 In (1/X. • r ) + 40 (6) 
sp jp sp 
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At this point, the diffusion constant, D , is evaluated by using an 




(Nbc/Nsp) =6.24-5.59 <XJp/2 yTD^) (7) 
The value of the background concentration, N. is gotten from the 
resistivity of the epitaxial layer. The nominal resistivity for the 
material used in this Investigation is 1/2 ohm-cm. According to Irvln's 
curve for resistivity versus concentration [20], 1/2 ohm-cm is equiva- 
lent to a concentration, N. = 10 cm" . The diffusion temperature, T , 
is given, X. and N  were calculated previously; thus, we have values 
for four variables (N. , t , X. , and N ) which are substituted into 
be  p  jp     sp 
equation (7) to produce a value for the diffusion constant at 875°C. 
i 
Repeating the calculation for the other predepositlon condition 
results in a second value of D . The two sets of points: (T = 875°C, 
P v P 
D = 1.31 x 10"5) and (T = 870°C, D = 1.17 x 10"5) are used to gener- 
ate the equation: 
ln D = .023T - 54.39 (8) 
Equation (8) is used in the next analysis to determine the diffusion 
constant at drive-in temperature, D.. In doing so, a coherent transi- 
tion from one part of the analysis to the next is provided. In addi- 
tion, a plot of equation (8) as shown in figure 13 compares favorably 
with similar data from the literature. The good agreement with other's 
work lends credibility to this analysis. 
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Finally, the expression for an ERFC profile: 
Q    = 2N      v/FT/TT (9) ■   p sp V   p p' " 
is used along with the diffusion time, t , and the calculated values for 
N and D' to calculate the total number of impurities, Q , introduced 
into the silicon during the predeposition cycle. 
In this analysis of the predeposition cycle a value of Q was 
calculated and an expression for D as a function of T (equation [8]) was 
derived. These two results are now used in the analysis of the base 
drive-in cycle. 
2.1.2    Base Drive-In 
For both predeposition conditions the drive-in was done for 88 
minutes at a temperature of 1100°C. Equation (8) is used to calculate 
the drive-in diffusion constant, D., for T. = 1100°C. 
During the drive-in cycle no additional impurities are introduced; 
the predeposition provides a finite source, hence, a Gaussian profile is 
assumed. In addition, if segregation coefficient effects are ignored, 
the   number   of   impurities   after   drive-in,   Q.,   equals   the   number 
predeposited, Q , i.e. 
Qp = Qd (10) 
Now the value of Q calculated in the previous section, along with the 
calculated value of D. and the drive-in diffusion time, t., are substi- 
tuted into the equation for total   impurities under a Gaussian profile: 
9d = Nsd/WT (11) 
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in order to calculate the surface concentration at the end of the drive- 
in cycle, N .. 
Next, an approximation for the Gaussian curve as shown in figure 14 
as given by: 
In (Nbc/Nsd) =6.25 -• 2.05 (Xjd/2 ^D^)        (12) 
along with previously determined values for N. , N ., D., and t. is used 
to calculate the base-collector junction depth after drive-in, X. .. 
Thus, in this section, values have been calculated for both N . and 
X.., two parameters together which characterize an impurity profile. 
These results can now be used 1n the post boron oxidation analysis. But 
before proceeding, the accuracy of this analysis can be checked by using 
the approximation to the pertinent Irvin curve shown in figure 15 as 
given by: 
In N . = 1.32 In (1/r .• X. .) - 39.1 (13) 
sd sd  jd 
and the values for N . and X. . to calculate the base sheet resistance 
after dr1ve-1n, r ., and comparing the result to the measured values. 
For both predepositlon conditions the values calculated in Appendix I 
for r . match the measured values, i.e., the mean of the r , distribu- 
tion shown 1n figure 9. 
Condition   Calculated r .   Measured r .      Units 
    sd   sd       
A 137 136      ohms/square 
B 126 126       ohms/square 
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2.1.3    Post Boron Oxidation 
o 
In order to provide an emitter diffusion mask a nominal 5000A of 
oxide is grown in the base region by subjecting the wafers to a 900°C 
steam ambient for 210 minutes.  The silicon atoms depleted from the 
surface by the formation of the silicon oxide amount to a thickness, 
X , which 1s 45* of the oxide thickness, X : for an oxide thickness of 
5000A: 
X  = .45 ft ) = .225 x 10~4cm (14) 
OS       ox 
The effect this removal of silicon at the surface has on the sheet 
resistance is evaluated by Introducing the (X/XJ parameter from the 
Irvin curves as defined 1n figure 16. Again a straight line approxi- 
mation as shown in figure 15 is used to produce the expression: 
In N . = 1.32 In [1/r ..(X. . - X )] - 2.27(Xnc/X, J + 39.1 (15) sd sb jd   os        os jd 
Using values previously determined for N ., X.., and the mean value of 
X , a value of r . 1s calculated using equation (15). r . 1s the final 
os sb sb 
base sheet resistance. As shown in Appendix I, values can be calculated 
for both predeposition conditions: 
Condition   Calculated r .    Measured r ■      Units 
A 193 193      ohms/square 
B 176 174       ohms/square 
Since the final base-collector junction depth, X. , is defined by: jc 
jc   jd   os 




But, before this Is done, the dependence of r . on X and hence on 
X. is evaluated by investigating the spread in the X distribution 
(figure 9A) to see if it corresponds to the spread in r . . 
o 
Taking the X      range to be 4000-6000A,  the corresponding values of OX 
X  along with the values for N . and X.. from above, are substituted 
os sd    jd 
into equation (15) to calculate values of r .. Sample calculations are 
presented in Appendix I. The results are shown below: 
Parameter     Condition A     Condition B       Units 
Xox 4000 6000 4000 6000 
o 
A 
Xos .18 .27 .18 .27 microns 
calc. r . 
meas. r*. 
180 207 165 189 ohms/square 
177 209 155 193 ohras/square 
These results suggest that for a given set of conditions the variation 
in base sheet resistance is adequately explained by the variation in X 
which now provides the means for modelling the r . as a function of X.. 
2.1.4 The Base Diffusion Model 
The good agreement between calculated and measured values at three 
points in the process1 for two predeposition conditions supports the 
correctness of the analysis, which is interpreted as follows: 
(a) The impurity profile as defined by the surface concentration 
and the junction depth is essentially constant after both prede- 
position and drive-in for a given set of conditions. 
(b) The variation in the base sheet resistance is mainly due to the 
depletion of silicon at the surface during the post boron 
oxidation. 
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The distributions presented in figure 9, show that substantial variation 
occurs prior to the post-boron oxidation.  This, no doubt, is due to 
variations in junction depths and surface concentrations at both prede- 
position and drive-^n. Nevertheless, the four parameters involved, N , 
X. , N ., and X.. are assumed constant for a given set of conditions, jp  sd     jd 
First of all, it was demonstrated in section 2.1.3. that virtually all 
of the final base sheet resistance variation is attributable to the 
variation of X. through the X parameter, consequently N and N . 
vary ^ery little. Secondly, any variation in X, and X. . 1s accounted 
for as a part of the total variation in X. . Hence the assumptions are 
valid. 
At this point, the base diffusion part of the model can be 
completed. As shown in Appendix I, equations (15) and (16) can be used 
with the constant values for X.. and N . calculated in the previous 
section to calculate a series of values of r . for incremental values of 
X . The results are plotted in figure 17, A linear regression line 
through the calculated points results in the following expression: 
X. = ^.38 - (4.18 x 10"3).rsb (16) 
Thus, we have derived an expression for X.  in terms of r . and now 
proceed to the emitter analysis. 
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2.2 Emitter Diffusion Analysis 
The objective is to derive an expression for the emitter junction 
depth, X. , as a function of the emitter diffusion time, t , and the 
emitter sheet resistance r . The emitter is diffused by bubbling 
nitrogen through phosphorous tribromide for a sufficient part of the 
heat cycle to guarantee that a continuous source of impurities is 
supplied at the silicon surface. The diffusion temperature, T , was set 
at 950°C. The diffusion time, t , is varied from run to run on the 
basis of the base sheet resistance of the wafers 1n the lot 1n order to 
produce the desired pinch sheet resistance, r . 
Because the model is restricted to a particular set of conditions, 
the anomalous impurity profile usually observed for phosphorus [21] is 
ignored and an ERFC profile is assumed.  This allows the use of the 
pertinent Irvin curve in determining the emitter junction depth, X. , 
from control wafer sheet resistance, r , measurements.  Since not all 
se 
of the phosphorous impurities are electrically active [13], the surface 
concentration is taken from Lee's curves instead of assuming that it is 
equal to the solid solubility of phosphorus in silicon at 950°C. Never- 
theless, the continuous source condition does guarantee a constant sur- 
20 -3 face concentration, N , which is taken (from Lee) to be 6 x 10 cm . 
se 
If we assume neglible oxidation (the diffusion is done in a non-oxidi- 
zing atmosphere) such that X = 0, then the pertinent Irvin curve for 
X/X. = 0 can be approximated, as shown in figure 18, by the following: 
In Nse = 3.5 In (l/r^X^) + 23.8 (17) 
25 
20 -3 Since at 950°C, N  = 6 x 10 cm , equation (17) can be rewritten as: 
1/r oXio = 962 (ohms)"1 (18) 
i 
At   this   point,   the   relationship   between   the   emitter   sheet 
resistance   and   the   emitter   diffusion   time   is   developed   empirically. 
Measurements   of   r       on   control    wafers   were   made   for   a   number   of 
se 
diffusion lots run for various diffusion times. The resulting data 1s 
plotted in figure 19. To allow analytic calculations, the data was fit 
with the following expression: 
rse = 68/ V^e~   fohn>s/square) d-9) 
where t    1s measured in minutes.     To find the relationship between X. 
and  t ,  equations  (18)   and  (19)  are  solved  simultaneously to eliminate 
r    : se 
Xje =  AS3\ft^ (20) 
where t is again in minutes and X.  now is in microns, noting that 
e    3 je 
previously all depths were in centimeters. 
The straight forward analysis in this section has produced 
expressions which allow calculation of X. from either sheet resistance 
data (eq. 18) or from emitter diffusion times (eq. 20). 
2.3 Pinch Sheet Resistance 
The sheet resistance of the pinch resistor (figure 6), r , has a 
strong relationship with both the gain, h- , and the saturation current, 
I , of the transistor element. For this reason, it 1s commonly used in 
the industry as a primary control parameter for diffusion processes. In 
this section, pinch sheet resistance Is tied into the rest of the 
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diffusion model by deriving an expression for r as a function of the 
vertical base width, W .  Assuming that the emitter diffusion forms a 
step junction, the sheet resistance of the base layer, i.e., the pinch 
sheet resistance, 1s associated with portion of the boron base profile 
not converted by the emitter diffusion. This shifts the Irvin curve to 
the X/Xj = .8 range as shown 1n figure 20.  The approximation can be 
expressed as follows: 
In N . » 3.6 In (1/r-W ) + 25 [(X. - W )/X. .] + 22.35  (21) 
sd p o       jp  o  jd 
For a given set of conditions, N . and X. . are constant, so substitution 
of incremental values of W Into equation (21) generates a set of values 
for r , as presented in Appendix II. The results are plotted in figure 
21 and the points are fit by the following equation: 
In W = 2.5 - .357-ln r (22) 
o p 
Referring to figure 16 we see that: 
Wo ■ xjc - xje + xep (23» 
where X  1s the amount of emitter push.  Equations (22) and (23) can 
ep 
now be used to evaluate X . 
ep 
2.4 Emitter Push Analysis 
In a production environment, a direct measurement of emitter push 
by the angle lap and stain method 1s impractical. Consequently, it was 
not used in this investigation. Instead, values for emitter push, X , 
were extracted from pinch sheet resistance data. The data was generated 
using an existing diffusion model. 
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^ 
In r    = P. - 2.8-ln W (24) p       f o 
Pf = 8.55 - .005-rb (25) 
W    =  .5 + .15 \/230 - r '-  .15 \/t    - 40' (26) 
'o      •*'      •*" v "u      'b      "■" v  "e 
This   1s   an   empirical   model   for  which  calculated  values  Of  r    closely 
P 
match the measured values. But it can't be coupled with the transistor 
model which Is developed in Section 3 because the emitter push effect 1s 
contained in the empirically determined push factor, Pf, instead of 1n 
the W term. Consequently, it does not provide a means for translating 
easily measured sheet resistance Into the base width terms, W and W, 
which appear in the gain model. It does serve, however, as a means for 
generating accurate r data for ranges of r. and t . 
The logical development of the X  derivation is shown schemati- 
cally in figure 22. The procedure is as follows: 
(a) Calculate r using the empirical model defined by equations 
(24), (25), and (26) for incremental valyes of t and r. as in the 
example presented in Appendix III. 
(b) For each value of r. and t used in step (a) calculate a 
corresponding X. and X. using equations (16) and (20). 
(c) Using the r values from step (a) and equation (22) calculate 
values for W . 
o 
(d) For values of X.  ,  X.  ,  W    use equation   (23)   to calculate X jc  je  o ep 
for each combination of t and r. . 
e    b 
The detailed calculations are presented in Appendix III. Values for 




m =   (2.5  x 10"5)-r.   - .00.34 (28) b 
I  = 1.19 -  .0058-r.   +k (29) 
D 
where k is a coupling parameter which links the two predeposition 
conditions by their respective diffusion lengths as follows: 
k = .13-(106 x L )  - .22 (30) 
L
P ■ V/VP (31) 
Equations (27) through (31) allows us to calculate values for emitter 
push using the easily measured parameters r. , t , and L , thus 
eliminating the need to angle lap. 
The technique developed in this section which allows us to calcu- 
late emitter push can be supported in two ways. First, the equations 
are in accordance with the observations in the literature [7].  For 
example, equation (27) shows that X  increases with emitter diffusion 
ep 
time and equation (28)  shows X      increases with decreasing basecollector 
junction  depth,  X.  .     Equations   (29)   and   (30)   imply that X      increases 
with greater base doping (base surface concentration). 
Secondly,   the   enhancement   factor,   E  ,   calculated   using   the 
approximation given by Jones and Willoughby [8]. 
X4„2/(t.   + t ) =  (X.    + XoJ2/(t.   + E t ) (32) jc       b       e jc       ep b       p e 
where t is the equivalent base diffusion time done at the emitter 
temperature, can be plotted as shown in figure 24. As can be seen, both 
X  and E are within reasonable range of other's results if differences 
ep    p 
of experimental conditions are considered. 
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3.0 TRANSISTOR MODEL 
Device models such as Ebers-Moll or Gummel-Poon are useful for 
describing transistor action over a wide range of operating conditions. 
This is essential for circuit analysis. Hence, the EM and GP models 
characterize current, frequency, and temperature behavior of the 
transistor. Once a device has been designed and proven-1n, its per- 
formance Is ensured by measuring it against a test specification. For 
digital bipolar integrated circuits, the tests are made at specific 
operating conditions. It is not common practice, for example, to test 
device performance at various levels of current, frequency, and temper- 
ature., Rather, the assumption Is made that reprodudbility of the 
design parameters afforded by controlled processing guarantees operation 
over a wide range of conditions. Therefore, the model designed as an 
aid to yield improvement can be based on the assumption that many of the 
variables are constant while others vary only within a narrow range. 
Considerable simplification of the transistor theory can be made at the 
expense of generality without affecting the accuracy of the results, in 
fact, Improving it. 
3.1 Gain Analysis 
Chin [1] observed that when the emitter diffusion  "pushed-through" 
the original  collector-base junction, i.e., when: 
X.    > X. . (see figure 2) (33) je       jd 
a large shift in gain was observed.  He explained this by postulating 
two components for the base width as shown 1n figure 2. Furthermore, he 
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argued that gain depends on W when X. < X.. and it depends on W. when 
X. > X. .. This discontinuity can be dealt with more analytically by 
explaining the phenomenon in a different way. If instead of considering 
the transistor action to occur locally either at W or at W. depending 
on the device geometry, we assumed that the base current splits in two 
(bifurcates) no matter what the geometry, then the transistor can be 
represented by the equivalent circuit shown in figure 25. The config- 
uration is similar to a T-shaped emitter device [22]. 
Because of. the proximity of the collector in the region of W,, part 
of the base current, I.., will flow through the lateral base width at 
the periphery of the emitter junction and part, I. will flow through 
the normal vertical base. In short, the device acts like two transis- 
tors in tandem and the collector current will also have two components, 
I , and I .  Now the component form of the currents can be substituted 
cl     CO 




fe - "cl + 'co'/Obl + 'bo' (35> 
Rearranging, we can write: 
h.   = : + W^l x !bo* !co (36) 
<Vcl>     "^T 
We now define the gain for the "local" transistors: 
Bo " V'bo (3?) 
Bi = W^i (38) 
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Substituting (37) and (38) into (36) gives: 
h^ = 1 * ^o ^   *cl (39) 
Since in the "Chin effect" when the emitter "pushes-through" the 
original base, the transistor acts as though the base width is W., we 
can draw a similar conclusion 1n the case of the bifurcation effect. 
Namely, when W. gets small, W  is "p1nched-off" and I   becomes l o CO 
<» 
negllble.    This can be stated analytically by the following condition: 
as w,—-0 I™-"- 0 1 CO 
10 CO Cl 
from which 1t may be deduced that: 
W1,! = Vo ,40> 
Assuming that the following approximations can be made: 
1/B.  = C.-W.2 and 1/B    = C *W} (41) 
111 000 
where C, and C are constants of proportionality, substitution of (40) 
' and (41) into (39) results in the following: 
hfe =  (W0 + Wl)/(CiWl2 + CoWlWo) (42) 
where   C>     and   C,    are   arbitrary   constants   which   were   determined oi 
empirically to be: 
C, = .063 and C    = -.007 1 o 
Equation (42) 1s the gain model. 
This model applies to a specific device made using a fixed set of 
processing conditions. Its value 1sS found 1n analysis of data for the 
purpose of optimizing variables to Improve yields. In addition, it is 
also useful for explaining certain observations which lead to an 
Increased understanding of Integrated circuit manufacture. 
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To test the model, h.. data was gathered for a number of wafers by 
measuring, the gain of the transistor element on the special test site on 
each wafer. Associated with each wafer there is also an emitter diffu- 
sion time, t , a,nd a base sheet resistance, r. from which W and W. were 
calculated. The procedure is shown schematically in figure 26; details 
of the calculations are presented in Appendix IV. The calculations also 
serve to illustrate how the model is used. For each wafer: 
(a) calculate X. from r. and equation (16) 
(b) calculate X. from t and equation (20) jc     e 
(c) calculate X  from te, r.  and equations (27), (28), and (29) 
(d) calculate W from X. , X. , X  and equation (23) 
o     jc  je  ep    ^ 
(e) calculate W,  from the following: 
Ml - Xjc - "je (43' 
To ensure that the analysis is on target, the calculated value of W can 
be used in equation (22) to calculate pinch sheet resistance which can 
be compared to the measured value of r for each wafer. 
P 
Calculations were made for a number of wafers from which those with 
W ~ .5um were selected and their corresponding measured values of h^ 
plotted against the corresponding calculated values of W.. The data is 
plotted in figure 27 along with the theoretical curve generated using 
equation (42) for W = .5um. The sharply rising curve explains the high 
gain values which are not explained by other gain models, thus providing 
evidence for the bifurcation effect. Since all of the data points have 
approximately the same value of W , hence the same r , 1t is apparent 
that W, is a better determinant of gain than 1s the currently accepted 
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gain   control   parameter,   r .     Furthermore,   since   W    and   W.   have   been 
related   to   the   sheet   resistances   and   the   process   variables   by   the 
diffusion  model,   a   complete   analysis   of  transistor  gain  can   be  done. 
Process variables such as predeposition diffusion length can be analyzed 
and adjusted to produce a desired gain for a given W .    In the same way, 
the   gain   to   pinch   sheet   ratio   can  be   determined  by  controlling   the 
amount of emitter push.    The gain to pinch ratio 1s a figure of merit 
commonly   used   1n   I.e.   analysis   since   it  relates  to  the  speed of  the 
device.    Thus, a comprehensive model has been derived which extends from 
device characteristics, h- , to the pertinent process variables. 
At this point,  it should be noted  that the  primary inputs to  the 
model   are in-process measurements,  r ,  r, ,  r    or process variables,  t 
or L  .    In. the manufacturing environment it 1s often necessary to do the 
data  analysis with CATS measurements since the in-process measurements 
are not always readily available.    Therefore, to complete the model, we 
must   relate   the    in-process   measurements    r.trtr     to   their r b   e   p 
corresponding CATS measurements R., R , R . 
4.0 SHEET RESISTANCE C00RELATI0NS 
Unfortunately the values for the sheet resistances measured at CATS 
are not the same as those measured in-process. Fortunately there is 
good corelation. The coupling of the diffusion model to the transistor 
model is finalized by defining these corelatlons. 
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4.1    Emitter Sheet Resistance 
Figure 28 shows an in-process emitter sheet resistance, r made on 
control wafers plotted agairi'st the same measurement made at CATS, R . 
The increase in sheet resistance is a straightforward linear relation- 
ship given by: 
Re = rse + 4.8 (44) 
The   shift   is   a   real   change   in   sheet   resistance   resulting   from   the 
depletion of silicon from the surface at the post emitter oxidation. 
4.2   Base Sheet Resistance 
As shown in figure 29, there is a greater spread in the plot of 
l?ase sheet resistances made at the in-process vs. CATS operations. The 
reason for this is twofold; (1) base sheet resistance is affected by 
subsequent processing, and (2) two methods of measurement are used. 
Base sheet resistance 1ST measured in-process on each wafer prior to the 
emitter diffusion and there is some movement of the base junction during 
the emitter diffusion and subsequent processing. But since X. in- 
creases and one would expect r. to decrease, the net Increase in r^ 
between the in-process measurement can be attributed to the differences 
in measurement techniques.- In-process, r. is measured on a "sea horse" 
pattern, essentially a rectangle as shown in figure 6. The measurement 
is a function of geometry, hence, depends to some extent on line width 
control and side diffusion. Hence, the variation is greater than with a 
van der Paaw measurement [23] which is Independent of geometry. In 
fact,  a van der Paaw measurement made  at  the   same  point  in-process  as 
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the sea horse 1s typically 30 ohms/square higher. , Subsequent processing 
reduces the sheet resistance so that the van der Paaw measured at CATS 
1s a net of 22 ohms/square higher on the average and the corelation can 
be written: 
Rb = rb + 22 (45) 
4.3 Pinch Sheet Resistance 
In figure 30, a plot of CATS pinch sheet resistance, R , against 
the corresponding in-process pinch sheet, r , shows more scatter than 
does the base sheet curve. Since there are no high temperature oper- 
ations after the emitter diffusion, the change in pinch sheet from in- 
process to CATS can not be attributed to any movement in the junctions; 
consequently, the shift in r is attributed to the method of measure- 
ment. 
In process, the p1nch-res1stor is not metallized, therefore, as 
shown 1n figure 31, a Kelvin contact 1s utilized.  In this method, the 
emitter region 1s allowed to "float". At CATS, on the other hand, the 
p1nch-res1stor 1s metallized and a Kelvin contact is not possible. 
Instead, the emitter 1s tied to one end of the base region as shown 1n 
figure 31. A constant current is forced through the base and a voltage 
measured to allow a calculation of resistance.  The potential on the 
emitter causes a depletion layer spread.  If W. 1s small, the depletion 
layer spread "p1nches-off" the base causing an effective Increase 1n 
resistance and leads to anomalously high CATS R   measurements. Thus, R„ 
p P 
is a function of W, which can be expressed by: 
R = (.35 - .5w.) r 2 (46) 
P 1  P 
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5.0 DISCUSSION 
t> 
The three corelation formulae, equations (44), (45), and (46) align 
the diffusion model to the transistor model and allow in depth analysis 
of the various factors affecting the gain of the transistor. The equa- 
tions which make up the model are listed in Appendix V for convenience. 
Gain is only one of the Important characteristics of a bipolar 
transistor; two others are speed and junction breakdown voltage. 
Although an intensive treatment is beyond the scope of this paper, a 
conjectural discussion of speed and voltage breakdown relating these 
characteristics to the results of this investigation is now presented. 
5.1 Speed Characteristics 
The basic bipolar transistor is used in an integrated circuit both 
as an amplifier and as a switch. As an amplifier operation over a range 
of frequencies is important; as a switch, the speed of switching is im- 
portant. In both cases, frequency characteristics and switching speed, 
there is a strong dependence on the base width. In light of what has 
been discussed previously, it is of interest to ask - which base width? 
Although no direct speed or frequency measurements were made in 
this investigation, there is indirect evidence that W. plays an 
important role. It has been observed that for devices which include 
parametric tests at high frequency, yields increase as the gain to pinch 
sheet resistance ratio, h/r, increases. 
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h/r can be related to W. by considering figure 27. The curve 
represents a constant W = ,.5um which from equation (22) implies a 
constant r . Using the h* range of the curve for W, values from .2 to 
.5 and a constant r = 7600 ohms/square, an h/r range from 13 to 50 is 
calculated. This range of h/r is greater than normally observed in 
practice.  But, remember an r = 7600 measured in-process, for a range 
P A 
of VI,, will result in an R at CATS which ranges in accordance with 
coorelation formula, equation (46), from 8000 to 14000. Using equation 
(46) to translate r to R and plotting the corresponding h/r versus VL, 
the curve shown in figure 32 was generated. As shown, h/r varies 
according to W. from 15 to 35, a range typically observed for the sub- 
ject transistor. Hence, the model explains this important h/r parameter 
and leads to greater understanding of the speed characteristics of a 
bipolar transistor. 
We can now conclude that speed increases as W. decreases. The 
model can be used to control W. and improve the speed characteristics of 
the device. 
5.2 Voltage Breakdown Characteristics 
The collector-base junction depletion layer spreads into the base 
region as the applied voltage increases. If W is narrow, the spread in 
the depletion layer is halted at the emitter junction, the field 
increases rapidly, and avalanche breakdown occurs at a lower voltage 
than it would had there been no emitter.  This is the well-known 
"punch-through" condition described by: 
BV ( = BV .  - BV .  = V. (47) ces   cbo   ebo   pt 
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where BV-  Is the collector to base breakdown voltage with the emitter 
ces J 
shorted dto the base, BV .  1s the collector to base breakdown voltage 
with the emitter open, BV . ,1s the emitter to base breakdown voltage. 
Since the onset of the $  . condition depends on the width of the 
base, it is important to evaluate the impact of W..  Borrowing Chin's 
[1] data, BV .  was plotted versus gain as shown in figure 33.  The 
curve shows a strong degradation of BV .  for high gain, hence low W. 
devices. This effect would preclude the control of W. as a viable means 
of increasing the speed of the device were 1t not for the second 
observation also plotted 1n figure 33.  BV   1s the breakdown of the v 3
        ceo 
device when the voltage is applied from emitter to collector with the 
base open as given by any standard text on device characteristics as: 
ceo   c 
where n is a technology dependent constant.  As figure 33 shows, BV 
does not show the degradation that BV .  does. This merely confirms the 
theory 1n that the BV .  1n equation (48) is that for a planar 
(infinite) junction.  Therefore, emitter push does not have the same 
impact on BV   that it has on BV . .  This 1s important since in a 
normally biased circuit, it 1s BV_ which determines the minimum 
ceo 
acceptable value usually around 8 volts. Consequently, 1n spite of the 
degradation of BV . , since BV is relatively unaffected, it is 
possible to maximize the speed by controlling W. and still produce a 
device with useable voltage breakdown characteristics. 




By restricting the model to a particular device made using a 
specific set of processing variables, a simplified methodology was 
developed which allowed an extension of the model from device 
characteristics to process variables. This allows a more direct and 
in-depth analysis of all the factors Involved in the gain of the device. 
Using the simplified methodology, a diffusion model was developed 
providing a means to control the diffusion process, I.e., given a base 
sheet resistance measurement on a wafer an emitter diffusion time can be 
determined to produce any desired pinch sheet resistance. In addition, 
the diffusion model also provides a means for translating easily 
measured sheet resistances, r. , r , and r into difficult to measure be p 
spatial  design parameters, X.  , X.   ,  W ,  and W,.    Since this eliminates 
the need for angle lapping and  staining  as  a measurement technique,  W 
and W. can be included in routine data analysis. 
The ability to calculate W and W. is important since it was shown 
that the gain of the device depends on the bifurcation effect. Emitter 
push results in a perturbation of the collector-base junction which 
configures the base width into two spatially distinct components, W and 
W,. As a result, the base current bifurcates. This effect was used to 
derive the transistor model, an expression for gain as a function of W 
and W.. 
The transistor model is coupled with the diffusion model through 
three coorelation formulae which relate measurements of sheet resistance 
made   in-process   to   measurements   made   at   CATS.       The   result   is   an 
- 40 
effective,  practical  model  which allows  in-depth analysis leading to an 
increase in the understanding of bipolar junction integrated circuits. 
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Appendix I  - Base Analysis Calculations 
1. For T   = 875°C, calculate N      from equation (5) 
In N     =  (9.17 x 10"4) T    + 46.54 sp p 
In Ncn = 47.34 sp 
20     -3 N      = 3.63 x l<ruciii- sp 
2. For r     = 148 ohms/square, N      from step 1 calculate X.    from (6) 
in Nsp = 1.14-ln (lAJpTsp) + 40 
In (3.63 x 1020) = 1.14-ln (1/148-X.J + 40 
X.    = 1.14 x 10"5cm 
3.    For t   = 46 x 60 = 2760 sec, N.     = 1016cm~3,  N      from step 1,  X, P DC '      Sp JP 
from step 2, calculate D    from (7) 
P 
in (Nbc/Nsp)  =6.24 - 5.59 (Xjp/2 V^Tp) 
In  (1016/3.63 x 1020) = 6.24 - 5.59'(1.14 x 10"5/2 \/2760-D ) 
D    = 1.31 x 10'5(cm2/sec.) 
4. For N  from step 1, D from step 3, t = 2760 sec. calculate Q 
sp      K   P P P 
from (9) 
Qp " 2 Nsp\/Vp"/1T       
Q    = 2 (3.63 x 1020)-\/(1.31 x 10"5)- (2760)/TT 
Q   = 2.44 x 1015cm'2 
5.    For Td = U00°C, calculate Dd from (8) 
In Dd = .023Td - 54.39 
InD, =  .023 (1100) - 54.39 d 
Dd = 2.32 x 10"13 (cm2/sec.) 
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Appendix I:    Base Analysis Calculations - (Cont'd). 
15-2 °& 6. For Qd = Q    = 2.44 x 10  cm    ,  td = 88 x 60 = 5280 sec, and -Dd from 
step 5, calculate N   . from (11) 
Qd = Nsd'\/ -^Vd 
2.44 x 1015 = N$d (2.32 x 10"13)(5280) 
Nsd = 1.33 x 1019cm"3 
7. For N.     = 1016cnf3,  t. - 5280 sec,  D. from step 5,   N   . from step 6, 
calculate X-d from (12) 
In (Nbc/Nsd)  = 6.25 - 2.05  (XJ(j/2 x/D^)         
.    In  (1016/1.33 x 1019) = 6.25 - 2.05  (X../2 \/(2.32 x 10~13)(5280) 
Xjd = 1.865 x 10"4cm 
8. For N d from step 6 and Y... from step 7,  calculate r   . from (13) 
In N   . = 1.32'ln (1/r   . X. .) + 39.1 
sd sd   jd 
In (1.33 x 1019) = 1.32-ln (l/[r d]-[1.865 x 10"4]) + 39.1 
r   . = 126 ohms/square "» 
-4 9. For X  = .225 x 10 cm, N d from step 6, and X.rf from step 7, 
calculate r . from (15) 
SD 
In N   . = 1.32-ln [1/r /(X. . - X    )] - 2.27-(X    /X J + 39.1 sd sb    jd       os os    jet 
In (1.33 x 1019) =  1.32-ln [1/(1.865  - .225)-10~4rsb] 
-  2.27-(.225/1.865)-10~4 + 39.1 
r .   = 176 ohms/square 
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Appendix II - Calculation of R   vs. WQ 
From equation (21)  1n the text 
In N   . = 3.6-ln (1/r W ) + 25-[(X.,-Wj/X ..] + 22.35 sd p o jd    o     jd 
and N   . 
sd = 1. 33 x 10
19
, X, . = 1.865 x 10"4 Jd 






























Appendix III  - Emitter Push Calculations 
Sample calculation for rfe = 170 ohms/sq., t   = 90 m1n, 
(a)    From equation (25),  rfe = 170, calculate Pf 
Pf = 8.55 - .005 r. 
Pf = 7.7 
(b) From equation (26), r. = 170, t = 90, calculate W be o 
WQ = .5 + .15 \/230-rb    -    .15 \/ te~40 
WQ =  .5 + .15 \J230-170 -    .15 \/ 90-40 
Irf    = .60 urn 
o 
(c)    From equation (24),  P   = 7.7, \in = .6, calculate r T 0 p 
In r = P. - 2.8-ln W p   f        o 
In r = 7.7 - 2.8-ln.6 
r = 9100 ohms/sq. 
(d) From equation (16), r. = 170, calculate X. u jc 
Xjc = 2.38 - (.0042)rb 
XJc = 2.38 - (.0042K170) 
X.    = 1.65 urn 
(e)    From equation (20), t   = 90 min, calculate X, 
e je 
Xje - .153      te 
X.    = 1.46 urn 
(f)    From equation (22),  r   from step (c), calculate W 
D 0 P 
In Wn = 2.5 - .357-ln r o p 
In WQ = 2.5 - .357-ln (9100) 
W    = .47 urn 
o 
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Appendix III - Emitter Push Calculations - (Cont'd) 
(g) From equation (23), X.. from (d), X.  from (e), W from (f), 
calculate Xa„      Ja Je ° ep 
w0 = x jc " Xje + X< 2P 




eat steps (a) through (g) for various values of V V 
r± t e r P x4 je W 0 Xap 
170 70 4,800 1.68 1.29 .59 .20 
170 90 9,100 1.68 1.46 .47 .25 
170 110 17,700 1.68 1.61 .37 .30 
190 70 6,800 1.59 1.29 .52 .22 
190 90 14,300 1.59 1.46 .40 .27 
190 110 31,900 1.59 1.61 .30 .32 
3. Repeat for other predeposition condition A. 
- 48 
Appendix IV - Calculation of h-    ' 
1.    Sample claculation for a wafer with t   = 63 min, r.   = 200 ohms/sq. 
(a) For r.   = 200, calculate X.    from equation (16) 
X.    = 2.38 - .0042-r. jc b 
X.    = 2.38 -  (.0042H200) 
X._ = 1.54 urn 
(b) For t   = 63, calculate X.g from equation (20) 
X.    =  .153 \J~63 
X.    = 1.22 urn 
(c) For t   = 63,  rb = 200, calculate X      from equation (27) to (31) 
- for predeposition T   = 875°C, t    = 46 min, per equation  (31) 
L    = 1.9 x 10"6cm P 
and per equation (30) 
k = .027 
and equation (29) can be rewritten as: 
I = 1.22 - .0058.rb 
I = 1.22 - .0058«(200) 
I = .06 
- for r. = 200, calculate m from equation (28) 
m = (2.5 x 10"5).r. - .0034 b 
b 
' 
m = (2.5 x 10"5)«(200) - .0034 
m = .0016 
49 
Appendix IV - Calculation of h- - (Cont'd) 
and equation (27) can be rewritten as: 
X  = .0016*t + .06 
ep       e 
from which X  can be calculated for t = 63 
ep e 
X  = (.0016)«(63) + .06 
L = .16 ep 
(d) For X. from (a), X. from (b), X  from, (c) use equation (23) jc je ep 
to calculate wQ 
W   = X,    - X,    + X 
o       jc       je       ep 
W   = 1.54 - 1.22 + .16 
o 
W    =  .48 urn 
o 
(e) For X.    from (a), X.    from (b),  use equation (43)  to calculate 
W    = X       -  X wl     *jc      \je 
Wr = 1.54 - 1.22 
Wj = .32 urn 
(f) For W from (d) and W. from (e), use equation (42) to calculate 
.0 1 
hfe 
hfe =  (WQ + W^/LOeS Wx2 - .006 W^) 
h/   =  (.48 +  .32)/[.063'(.32)2  -  .006-(.32)(.48)] fe 
hfe = 145 
- 50 
Appendix V - Model Equations 
1. Base Diffusion 
X. = 2.366-k, rb 
k, = 2120 L + (1.6 x 10"4) 
1      P 
2.    Emitter Diffusion 
Xje = .1535/^ 
\ft ■ 68/r e e 
3.    Emitter Push 
Xon = mt   + 1 ep e 
-5, m = (2.5 x 10 J).r.   - .0034 
D 
k2 = 12,700-L    - .218 
4.    Pinch Sheet 
In r   = 7.0 - 2.8.In W P o 
0 jc       je       ep 
W, = X.    - X. 1 jc       je 
5.    Gain 
fe      
.126-W,2 - .0186-W, Wrt 1 1    o 
6. - CATS Corel ation 
Rb = rb + 22 
R    = r   +48 e       e 
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